Mike Mckeown and I designed and simulated improvements to a single-core processor running the PARCv2 instruction set. The project focused on various techniques used to take advantage of instruction-level parallelism to execute more instructions in a shorter time. These methods include pipelining, bypassing superscalar capabilities, out of order execution, register renaming, and multi-issue.